As across-chip interconnect delays can exceed a clock cycle, wire pipelining becomes essential in high performance designs. Although it allows higher clock frequencies, it may change the microarchitecture altogether because of the arbitrary increase in the latencies of the paths and cycles of the circuit. This paper proposes a method to regain the functionality of a wire-pipelined circuit. In this approach, increased cycle latencies are compensated by slowing down the issue rate of the inputs. Our method finds the optimal value of the slowdown required for a circuit as it directly affects the throughput of the circuit. We also incorporate area minimization in our formulation to minimize the number of extra flip-flops added to the circuit. The formulation is tested on circuits derived from ISCAS benchmarks and the results suggest that wire pipelining increases the overall throughput in most of the cases.
INTRODUCTION
Semiconductor industry trends suggest that the operating frequencies of leading edge integrated circuits approximately double every process generation [1] , in tune with the projections of Moore's Law. However, wire delays have become a dominant factor in determining the system performance, which is more evident in deep submicron (DSM) technologies. In particular, the shrinking clock periods have made across-chip communication a performance bottleneck, where some global wires may have delays larger than the intended clock period. The scenario is further aggravated by the fact that die sizes increase by 7% with every process generation [1] , resulting in even longer wire lengths, and hence longer * This work was supported in part by the NSF under award CCR-0205227, and by the SRC under award 2003-TJ-1092.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. wire delays. Even the theoretically best optimizers cannot overcome the criticality of the global interconnects. For instance, even after aggressive optimization, delay of a 2cm global interconnect, a common occurrence in DSM designs, is projected to be 0.67ns in 70nm technology [2] , placing an upper bound of about 1.5GHz on the operating frequency, much less than the multigigahertz frequencies projected for that technology. This suggests that multicycle across-chip communication is a necessity to support higher operating frequencies. Several approaches can be used to address the criticality of across-chip interconnects, such as:
• Adopting a Globally Asynchronous Locally Synchronous (GALS) [3] design methodology: In this approach, the communication between the synchronous subsystems (or blocks) of a circuit, each of which can have a different clock, is based on a full handshake protocol. Several other works have been proposed based on this approach, such as [4, 5] to cite a few. Carloni et al., proposed a latency insensitive design in [6] . However, the overhead for the asynchronous interface may affect both the performance and the area of the design.
• Providing a slower clock for the flip-flops latching signals from global wires: Each of the signals from the global wires whose delay is greater than the system clock cycle are latched by the flip-flops clocked by the new, slower clock network. However, this approach adds new complications in the form of routing the extra clock network and synchronization between the clock domains. Moreover, since the slower clock must consider the worst case across-chip wire delay, latching signals from wires whose delay is considerably smaller than the clock cycle degrades the throughput of the circuit.
• Pipelining the global wires of the circuit: The delay of an interconnect is distributed over several clock cycles by inserting flip-flops, which allows a fully synchronous operation at higher clock frequencies. A retiming [7] based method for wire pipelining is proposed in [8] . However, since the latencies of the cycles and input-output paths of the circuit remain unchanged in this approach, there is a lower bound on the achievable clock cycle time. In contrast, the techniques proposed in [9, 10] insert flip-flops to pipeline an interconnect to enable higher clock frequencies, in conjunction with repeater insertion. Although pipelining the wires of a circuit using [9, 10] permits higher operating frequencies, the resultant wire-pipelined circuit may be functionally different from the initial circuit. This happens because wire pipelining can arbitrarily increase the latencies of paths and cycles of the circuit due to the insertion of extra flip-flops. This paper will focus on the aftereffects of wire pipelining. Given a circuit and a wire pipelined version of the circuit, which may be 34.1 functionally incorrect, we formulate a method to regain the correctness of the wire pipelined circuit.
PROBLEM DESCRIPTION
A typical design flow may proceed as follows. After the blocks and modules of the circuit are designed subject to a clock frequency, a block-level placement of the circuit is performed. Wire pipelining is then carried out on the global wires of the circuit, sometimes concurrently with routing [10] , or sometimes after routing is done [9] , and this may insert flip-flops on a wire if the delay of the wire exceeds a clock cycle. After the wires of a circuit are pipelined, the following two problems must be resolved:
• Increase in the latencies of the cycles of the circuit.
• Nonuniform increase in the latencies of different paths to a block from the inputs of the circuit. In this paper, we assume that all the flip-flops are edge-triggered. Consider Figure 1 , which depicts a circuit comprising two combinational logic blocks B0 and B1, before and after pipelining the wires of the circuit. The two scenarios are labeled ckti and cktp, as shown in Figures 1(a) and 1(b) , respectively. The insertion of an extra flip-flop on the cycle C increases its latency to 2 in cktp from 1 in ckti. Hence, the output of each block of C propagates back to itself after 1 clock cycle in ckti, whereas it takes an extra clock cycle in cktp, thus altering the original functionality of the cycle. Moreover, with the insertion of an extra flip-flop between a and y, the inputs a and b reach y and z, respectively, after an equal number of clock cycles in cktp, which is not the case in ckti. Hence, ckti and cktp are not functionally equivalent. Wire pipelining can therefore result in a totally different microarchitecture. This is not the desired result and therefore, must be corrected, and this paper proposes a method for doing so. The solution lies in ensuring that every block receives its inputs at the correct clock cycle. For increased cycle latencies, we use an approach similar to the c-slow concept mentioned in [7] . The idea is to slowdown the input issue rate 1 of the circuit by some factor ρ, i.e., inputs are allowed to change only every ρ th clock cycle. The issue rate of the initial circuit ckti is assumed to be 1.
For instance, the cycle C of cktp will be functionally equivalent to the cycle C of ckti, if the inputs a and b are permitted to change only every other clock cycle in cktp. As a result, cktp computes its outputs only every 2 clock cycles, which indicates a reduction in the throughput of the circuit. Moreover, the latency difference between any two paths to a block from the inputs of a circuit must also be maintained in its wire-pipelined version. Going by this argument, since the latency difference between the paths b → z and a → y is 1 in ckti, and 0 in cktp, one extra flip-flop must be inserted on the path b → z in cktp to make it functionally equivalent to ckti. However, the slowdown has implications on the path latencies of a wire-pipelined circuit. For example, the latency difference of the paths a → y and b → z in ckti must be amplified by a factor of ρ = 2 in cktp, since it receives its inputs only every 2 clock cycles. Therefore, 2 extra flip-flops must be inserted on the path b → z in cktp, as shown in Figure 2 .
Our work finds the minimal value of slowdown required for a circuit as this directly affects its throughput and also minimizes the increase in area due to the insertion of extra flip-flops.
PRELIMINARIES
In the example in section 2, it was assumed that all blocks were purely combinational. In general, a circuit may have sequential as well as combinational blocks, i.e., the blocks may have internal flip-flops and/or cycles. The existence of cycles in a circuit may require that extra flip-flops be inserted within a sequential block of the circuit. For instance, consider a scenario where there are two paths from an input of a sequential block to one of its outputs. If the two paths have different latencies, and if the circuit requires a slowdown ρ > 1, then the solution may require that the difference of latencies be increased by a factor of ρ. Therefore, all of the wires of the block must be considered for the insertion of extra flip-flops. However, in most cases, the blocks are internally undefined blocks at an early stage of design, or IP cores, and therefore, arbitrary insertion of extra flip-flops on the wires within the blocks is not desirable. To avoid this, we use an abstract model for a sequential block that decomposes it into a set of combinational sub-blocks, interconnected by wires having flip-flops. This ensures that for any sequential block, only those interconnections that have flip-flops on them are considered for insertion of extra flip-flops. Figure 3 shows a sequential block and the abstract model of the block. The block is modeled as two combinational sub-blocks, S1 and S2, with flip-flops on the interconnections between them. For a general circuit, we will consider three scenarios: the initial circuit, a wire-pipelined version of the initial circuit, and a corrected wire-pipelined version of the initial circuit. Flip-flops and repeaters apart, each of the three circuits comprises of the same placed and routed combinational block level or sub-block level netlist. Each net of the circuits is a routed tree that connects the output of a block/sub-block (source) to the inputs of other blocks/gates (sinks) through branch points such as Steiner points [11] . We use three edge weighted graphs to model the three scenarios. The graphs have the same vertex and edge sets, represented as V and E, respectively. The vertex set V of the graphs models the blocks/sub-blocks, the inputs, the outputs and the branch points of the circuit. The set E is the collection of the nets of the circuit. The graphs are described below:
• The graph Gi = V, E, wi represents the initial circuit, which may not satisfy the timing constraints. The weight wi(e), ∀e ∈ E is the number of flip-flops along the wire modeled by e in Gi.
• The graph Gp = V, E, wp represents the wire-pipelined version of the initial circuit Gi, obtained using some wire pipelining method such as [9, 10] . Although Gp satisfies the timing constraints, it may not be functionally equivalent to Gi. The weight wp(e), ∀e ∈ E is the number of flip-flops along the wire modeled by e in Gp.
• The graph G f = V, E, w f represents the corrected wirepipelined circuit, obtained after altering Gp to make it functionally correct. Hence, G f satisfies the timing constraints, and is also functionally equivalent to Gi. The weight w f (e), ∀e ∈ E is the number of flip-flops along the wire modeled by e in G f . This paper accepts Gi and Gp as inputs and presents a method to obtain G f . The input issue rate of Gi is assumed to be 1, i.e., inputs of Gi can be change every clock cycle. As was seen in section 2, any attempt to correct the functionality of Gp to obtain G f may involve the insertion of extra flip-flops, thus increasing the area. We formulate a method to minimize the increase in area, which in detailed in section 4.2. For this purpose, we define two weight functions on E, as shown below:
• The weight rp(e), ∀e ∈ E represents the number of repeaters along the wire modeled by e in Gp.
• The weight r f (e), ∀e ∈ E represents the number of repeaters along the wire modeled by e in G f . We assume that all repeaters are identical and therefore have equal area. We make a similar assumption for the flip-flops as well, i.e., each flip-flop has equal area. If extra flip-flops are to be inserted along a wire, in going from Gp to G f , some or all of the repeaters along the wires in Gp can be replaced with flip-flops. The repeaters of Gi are ignored in our model since they do not have any role in area minimization.
We extend the weight functions wi, wp and w f to (simple) paths and (simple) cycles of the graphs. The weight of a path/cycle is defined as the sum of weights of all edges on the path/cycle. The weights of any edge, path and cycle in G f must not be less than the corresponding weights in Gp, as we do not wish to unpipeline the wires of Gp. However, the weights wp can be less than the corresponding weights wi in Gi, indicating the presence of more than necessary number of flip-flops required to meet the timing requirements. Thus, for any edge or path, w f can be less than 2 the corresponding wi. To indicate that e is an edge from u and v in the graphs, we will use the notation u e → v. We will also use the terms "graph" and "circuit" interchangeably.
SOLUTION TECHNIQUE 4.1 Obtaining the optimal ρ ρ ρ
As explained in section 2, the concept of slowing down the input issue rate can be used to correct the functionality of a cycle in Gp. By specifying a restriction that inputs are not allowed to change every clock cycle, we are providing "extra" clock cycles to the cycle in Gp to complete its computations. In other words, slowdown (of input issue rate) can be thought of a compensating factor for increased cycle latencies in Gp.
Let c be any cycle of the graphs, whose latencies in Gi and Gp are wi(c) and wp(c), respectively. Consider a block on the cycle, and suppose it has an input y, not belonging to the cycle 3 . By the time the output computed by the block propagates back to itself through the other blocks of the cycle, the number of times the signal seen at y may have changed is equal to wi(c) in Gi, and wp(c) in Gp. For functional equivalence of the two circuits, the number of input changes seen at y must be identical in both circuits, equal to wi(c). This is achieved when the input y is permitted to change only every Figure 1 , the slowdown ρ required for C is the ratio of wp(C) and wp(C), i.e., ρ(C) = In general, a circuit may have more than one cycle and each of these may require a different slowdown. The critical cycle is the cycle which requires the maximum value of slowdown. The slowdown required for this cycle is the lower bound for the slowdown required for the entire circuit G f . Ifρ(G f ), orρ in short denotes the minimal (or optimal) slowdown required by G f , then we havê
where C is the set of cycles of the graphs. The equation shown above represents a maximum cycle ratio problem (MCRP) [12] on the graphs Gi and Gp, where the time and cost of each edge e ∈ E is given by the weights wp(e) and wi(e), respectively. One method of obtainingρ is proposed by Lawler in [12] . The idea is to iteratively apply the Bellman-Ford algorithm [13] to find the longest paths in the graph G l = V, E, w l .
If there is no cycle in G l (C = ∅), thenρ is 1, i.e., inputs can be issued every clock cycle in acyclic circuits. Otherwise, a binary search is performed to find the minimal value ofρ for which there is no positive cycle in G l . The presence of a positive cycle in G l indicates that for some cycle c in G l ,ρ · wi(c) < wp(c), i.e., the slowdown required for c is greater thanρ. The complexity of Lawler's method is O(|V ||E|log(|V |wmax)), where wmax = maxe∈E wi(e). Several other more efficient ways of solving the MCRP have been proposed in the literature [14] .
Obtaining a solution to
G f G f G f
A feasible solution
Let q and q be any two distinct paths from the inputs of the circuits to any vertex v ∈ V . Since the inputs are issued only everŷ ρ clock cycles in G f , if the difference of weights of q and q in Gi is k, then the corresponding difference in G f must beρ · k. For example, since the difference of weights of the paths a → y and b → z in ckti, shown in Figure 1(a) is 1, the corresponding difference must be 2 (sinceρ = 2 for the circuit) in G f for the circuit, shown in Figure 2 . From this observation, we have
If Qv is the set of all paths from the inputs to v in the graphs, then from (2), the difference of the terms w f andρ · wi must be equal ∀q ∈ Qv. We introduce a variable x(v) ∀v ∈ V such that We also have w f (q) ≥ wp(q) for all q ∈ Qv. From this and (3), the following can be deduced:
Let qu be any path starting from the inputs, ending at vertex u. For u e → v, we can form a path qv ending at v by adding e to qu.
Therefore, we have wp(qv) = wp(qu) + wp(e) wi(qv) = wi(qu) + wi(e)
and w f (qv) = w f (qu) + w f (e) (
From (4) and (5), we have
From (6), it is evident that x(v) is the weight of the longest path to v in G l , defined in section 4.1. When there are no positive cycles in G l , longest paths are well defined and the Bellman-Ford algorithm outputs the x values of the vertices. Therefore, solving the MCRP by Lawler's method also finds the x values, along witĥ ρ. We will now show that the weights w f of G f can be determined from the x values andρ obtained by solving the MCRP on Gi and Gp. From (3) and (5), we have
In (7), the weights w f are expressed in terms of x values andρ. To summarize, the following steps are involved in obtaining G f .
1. Solve the MCRP to obtainρ and the x values. 2. From theρ and the x values computed in step 1, determine the weights w f of G f using (7).
ρ ≥ρ) be a solution to Gi, Gp . Then for any cycle c in the circuit, we have
The proof of Lemma 1 is omitted due to space limitations. The lemma indicates that all cycle latencies are increased by a factor of ρ in G f . This shows that G f represents a pipelined version of Gi, retaining its functionality if the inputs are issued only every ρ clock cycles. It produces outputs every ρ clock cycles.
We demonstrate the solution technique on the circuit shown in Figure 1 . Figures 4(a) and (b) show the graph models Gi and Gp, for the circuits ckti and cktp, shown in Figures 1(a) and (b) , respectively. The blocks B0 and B1, and the inputs a and b are modeled as the vertices v0, v1, va, v b , respectively. The graphs have one cycle C = v0 → v1 → v0. We have seen at the beginning of this section that the optimal slowdown required for the circuit is 2, i.e.,ρ = 2. Figure 4(c) shows the graph G l obtained by computing the edge weights using (1). Forρ = 2, it can be observed that the weight of C in G l is 0, which indicates that the longest paths are well defined in G l . The x values of the vertices are shown in Figure  4 
A minimum area solution
The solution technique presented in the previous section only finds a feasible solution, and does not consider minimization of the area increase, incurred due to the possible insertion of extra flipflops. One way of minimizing the number of extra flip-flops is to retime some or all of the extra flip-flops out of the wires of the circuit, as illustrated in Figure 5 . In this section, we will extend the solution technique to incorporate area minimization and formulate the problem as an Integer Linear Program (ILP) and then describe a method to solve the ILP efficiently. 
Formulation as an ILP
In section 4.2.1, the x values are computed as the longest path weights in G l . However, the slacks in the longest path constraints (henceforth referred to as latency constraints) (6) allow a range of permissible values for x. This flexibility enables the movement of flip-flops across vertices, which is exploited for area minimization. We define the area of the edge e in G f , a f (e), as the area of the repeaters and flip-flops along e. If area is the total area of the repeaters and flip-flops of G f , and wa and ra are the areas of a single flip-flop and repeater, respectively, then for any ρ ≥ρ,
In the event of adding extra flip-flops to the edge e, some or all of the repeaters present along e in Gp can be replaced with flipflops. In this paper, we assume that each extra flip-flop can replace one repeater from the edge. The available number of slots, i.e., repeaters along the edge e in Gp is given by rp(e) and the num- ber of extra flip-flops to be added to the edge e in G f is given by extra(e) = w f (e) − wp(e). If extra(e) exceeds rp(e), then all of the rp(e) will be removed and replaced with flip-flops. In such a scenario, the repeater count, r f (e) will be 0. Otherwise, r f (e) will be equal to the remaining number of repeaters of Gp, after some of them were replaced by extra flip-flops. Therefore, r f (e) can be expressed as follows:
The objective of the minimum area solution is to minimize area given by (8) subject to the constraints (6) and (9), which can be formulated as an ILP, by expressing (9) as two linear constraints.
Solving the ILP
Solving an ILP is generally NP-complete, unless the problem exhibits integral polytope structure. The ILP described in the previous section can be formulated as an instance of the dual of the Minimum Cost Network Flow (MCF) problem [15] , which exhibits integral polytope structure and can be efficiently solved. This can be accomplished by eliminating the weights r f from the ILP formulation. For each edge e ∈ E, where u e → v, we add a dummy vertex de and split e into two edges, e1 and e2, such that u → v, as shown in Figure 6 . The edge e1 models the case where the extra flip-flops to be inserted on e replace the repeaters of e. Inserting a flip-flop on e1 increases the area of e by wa − ra. The edge e2 models the case where more than rp(e) extra flip-flops are to be inserted on e. The first rp(e) extra flip-flops to be inserted on e are assigned to e1 and the remaining to e2. Therefore, w f (e2) will be strictly positive only when the number of extra flip-flops exceeds rp(e). Inserting an extra flip-flop on e2 increases the area of e by wa. We have,
The weights r f can now be eliminated from the ILP using (11). The following latency constraints on e1 and e2 can be inferred from the above equations.
It can be observed that the first two inequalities above add up to obtain the constraint (6) on e. We now find the expression for area.
where V d is the set of dummy vertices, and if F O(v) and F I(v) are the number of outputs and inputs of v ∈ V , respectively,
A minimum area solution to G f is formulated as the ILP
For a constant ρ, the preceding ILP is an instance of the dual of the minimum cost flow problem, which can be efficiently solved by several methods such as the network simplex method [15] . As before, the weights w f can be computed using (7) . There is a minimum area solution for each value of ρ ≥ρ. In addition, the minimum area solution forρ may not be a global minimum solution, as demonstrated in Figure 7 . However, in most cases, maximizing throughput (or minimizing ρ) is the primary objective, rather than minimizing area. In such a scenario, the ILP is solved for ρ =ρ, which is obtained by solving the MCRP, as detailed in section 4.1.
In general, it is not easy to determine how many repeaters can be removed from a wire without worsening the clock period, when an extra flip-flop is inserted. In the above procedure, it was assumed that every extra flip-flop replaces one repeater on the wire. This can easily be extended to other complex flip-flop repeater models. One such a model can be as follows. For a wire, the number of repeaters required for a range of number of flip-flops (inserted on the wire) can be specified. Beyond a certain number of flip-flops, no repeaters may be required to meet the timing requirements.
EXPERIMENTAL RESULTS
For experimentation, we have used the ISCAS benchmark suite [16] . An operating frequency of 3GHz was chosen for the system and the target technology chosen has a feature size of 70nm. After finding a placement using Capo [17] , the area of the circuits was scaled to 4.30cm 2 to mimic the layout of a realistic chip. For smaller layouts, the wire lengths are not long enough to be pipelined. The dimensions of the circuits were scaled accordingly. Each gate in the original circuit is assumed to be a combinational functional block, and each wire is assumed to be latched immediately, after it leaves the block. In addition, none of the global wires is assumed to have flip-flops. For the wire delays, the projections for a 2cm global wire made in [2] were used, where the delay of an optimized 2cm wire in 70nm technology is projected to be 0.67ns. The delays of the wires of the test circuits were determined by assuming a linear relationship between the delay of a wire and its length, which is reasonable for buffered interconnects. It is also assumed that a 2cm wire has 10 repeaters, and accordingly the repeater counts of the wires of the circuit were determined. The area of a flip-flop was assumed to be twice that of a repeater.
First, the optimal slowdown,ρ was obtained for each circuit by solving the MCRP, as explained in section 4.1. Later, the ILP was solved using the network simplex implementation of [18] to obtain a minimum area solution subject to theρ for each circuit. The experiments were performed on a 2.4GHz Pentium 4 machine with 1GB RAM. The results obtained for different benchmarks are shown in Table 1 . The labels Rptrs and Flops denote the number of repeaters and flip-flops, respectively, listed for both circuits Gp and G f . It can be seen that the number of repeaters decreases in G f , since some of the repeaters in Gp are replaced by flip-flops in G f . For circuits such as s1238 and s1196, a slowdown of 1 indicates that none of the wires forming cycles in those circuits were long enough to be pipelined. The last column lists the percentage increase in the area of the repeaters and flip-flops in G f . The area is calculated as the sum of the areas of the flip-flops and repeaters, which were normalized to 2 and 1, respectively. The run times are in the order of a few seconds, as shown in the table. Table 2 captures the speedup obtained by wire pipelining. The entries of columns 2-4 are related to the circuit Gi for each benchmark. The column labeled MaxLen shows the maximum wire length of the global interconnects for each benchmark, and corresponding wire delay is shown in column 3. Column 4 lists the upper bound on the operating frequency of Gi for each benchmark, which is computed as the reciprocal of the delay shown in column 3. The column labeled SG p SG p SG p shows the frequency speedup achieved by performing wire pipelining on Gi for a clock frequency of 3GHz. However, the frequency speedup of the wire-pipelined circuit, Gp (which may be functionally incorrect) may not entirely translate into the throughput speedup obtained for the corrected wire-pipelined circuit, G f , since the possibility of increased cycle latencies in Gp will enforce a slowdown ofρ in the input issue rate in G f . The column SG f SG f SG f shows the actual throughput speedup achieved by G f , where SG f = SG p /ρ SG f = SG p /ρ SG f = SG p /ρ. It can be observed from Table 2 that the throughput speedup achieved is less than one for the circuit s344 which indicates that wire pipelining has resulted in throughput degradation for this circuit. The slowdown required can be improved by using better objective functions in placement.
Although wire pipelining causes a degradation in performance for some circuits, there could be several system-wide reasons for having a higher clock frequency. Typically, decision on the operating frequency is made at the system level and is handed down to the designer to implement, who tries to ensure best possible performance under this decision.
CONCLUSION
This paper has presented an approach to solve the problems created by wire pipelining. The method presented in this paper also finds the optimal value of input issue rate slowdown required for the circuits, which directly affects the throughput. The problem is formulated as an instance of the dual of minimum cost flow problem, to incorporate the minimization of area increase, incurred due to the insertion of extra flip-flops. Though wire pipelining improves overall throughput of most circuits, it may degrade the throughput for some circuits. However, this is still a useful solution since clock frequencies are typically decided by system-wide considerations, and the task of the designer is to obtain the best achievable performance under such system-level constraints.
